

Notice of References Cited	Application/Control No. 10/808,225		Applicant(s)/Patent Under Reexamination MASLEID ET AL.	
	Examiner Anh D. Mai		Art Unit 2814	Page 1 of 1

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	A	US-6,218,708 B1	04-2001	Burr, James B.	257/372
	B	US-6,258,641 B1	07-2001	Wong et al.	438/199
	C	US-6,407,414 B1	06-2002	Yu, Ta-Lee	257/173
	D	US-6,885,529 B2	04-2005	Ker et al.	361/56
	E	US-2001/0028581	10-2001	Yanagisawa et al.	365/189.05
	F	US-2001/0033003	10-2001	Sawahata, Koichi	257/355
	G	US-2002/0011633	01-2002	Kumagai, Takashi	257/393
	H	US-2005/0068103 A1	03-2005	Dupuis et al.	330/251
	I	US-2005/0110574 A1	05-2005	Richard et al.	330/297
	J	US-2005/0133870 A1	06-2005	Manna et al.	257/355
	K	US-			
	L	US-			
	M	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)				
	U	Y. Tsukikawa et al., An Efficient Back-Bias Generator with Hybrid Pumping Circuit for 1.5-V DRAM's. IEEE 1994, pp. 534-538.				
	V	A. Yoshino et al., High Speed Performance of 0.35 micron CMOS Gates Fabricated on Low Dose Simox Substrates with/without N-Well Underneath the Buried Oxide Layer. IEEE 1995, pp. 14-15.				
	W	Y. Moisiadis et al., High Performance Level Restoration Circuits for Low-Power Reduced Swing Interconnect Schemes. IEEE 2000, pp. 619-622.				
	X	R. Ionita et al., Optimal Well Design for Triple-Well CMOS Digital Circuits with Back-Biasing Vt Control. IEEE 2005, pp. 389-392.				

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.